| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1 pcs
|
1 pcs | On Request | 1 | On Request | On Request | 9731 | On Request | On Request |
| Category | |
| Manufacturer Name |
The Altera EPM7064LC68-7 is a Complex Programmable Logic Device (CPLD) from the MAX 7000 family, built on advanced CMOS technology. This EEPROM-based device provides up to 5,000 usable gates, supporting in-system programmability (ISP) via an IEEE 1149.1 JTAG interface.
Key electrical specifications include a fast pin-to-pin delay of 5 ns and a counter speed of up to 175.4 MHz. The device operates with 5.0-V ISP circuitry. It is fabricated using advanced CMOS technology.
The EPM7064LC68-7 is supplied in a PLCC package. Some devices in the MAX 7000 family, including specific speed grades of the EPM7064LC68-7, comply with the PCI Local Bus Specification, Revision 2.2.
This CPLD is suitable for various digital logic applications requiring high-density programmable logic.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
PLCC package.
MAX 7000 family.
5000 usable gates.
5 ns (fastest).
175.4 MHz.
Yes, at 5.0V.
Yes, with boundary-scan test circuitry.