DistyParts Icon
EPM7064AEFC100-4 The Intel EPM7064AEFC100-4 is a Complex Programmable Logic Device (CPLD) with 64 macrocells and a 4.5ns pin-to-pin logic delay. It operates at 3.3V and comes in a 100-FBGA package.
Mfr Part #:

EPM7064AEFC100-4

Available from 1 distributors
Mfr Name: Intel
Intel
The Intel EPM7064AEFC100-4 is a Complex Programmable Logic Device (CPLD) with 64 macrocells and a 4.5ns pin-to-pin logic delay. It operates at 3.3V and comes in a 100-FBGA package.
✓ Total Stock: 3,400 pcs

EPM7064AEFC100-4 Available from 1 distributor

✓ Authorised
✓ Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Components Technology Group, Inc. ✓
Non-Authorised Inventory information
3,400 pcs
On Request
3400 pcs On Request 1 On Request On Request On Request On Request On Request
DistyParts aggregates offers from multiple distributors. Final prices, lead times and terms are subject to the distributors' discretion and may change without prior notice. DistyParts is not liable for any discrepancies.

EPM7064AEFC100-4 Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Delay Time tpd(1) Max
Mounting Type
Number of Gates
Number of I
Number of Logic Elements
Number of Macrocells
Operating Temperature
Programmable Type
Supplier Device Package
Voltage Supply
View Similar Products (0)

EPM7064AEFC100-4 Description

Short technical summary and product information.

The Intel EPM7064AEFC100-4 is a high-performance, 3.3-V EEPROM-based programmable logic device (PLD) from the MAX 7000A family. Built on the second-generation Multiple Array MatriX (MAX) architecture, this CPLD offers 64 macrocells and a fast 4.5ns pin-to-pin logic delay, enabling counter frequencies up to 227.3 MHz. It features a MultiVoltTM I/O interface, allowing the core to run at 3.3V while supporting 5.0-V, 3.3-V, and 2.5-V logic levels on its I/O pins.

 

Designed for in-system programmability (ISP) via an IEEE Std. 1149.1 JTAG interface, the EPM7064AEFC100-4 also includes boundary-scan test (BST) circuitry. It supports JEDEC Jam Standard Test and Programming Language (STAPL) and is PCI-compatible with a bus-friendly architecture. The device is available in a 100-FBGA (11x11) package, suitable for surface mounting.

 

With 1250 gates and 68 I/O pins, this CPLD is suitable for various embedded applications requiring flexible logic implementation. It operates within a temperature range of 0°C to 70°C (TA) and is designed for 3V to 3.6V supply voltage.

EPM7064AEFC100-4 Quick Information

Product Type: CPLD
Series: MAX 7000AE
Canonical Name: Intel EPM7064AEFC100-4 Complex Programmable Logic Device
Subcategory: CPLD

EPM7064AEFC100-4 Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

EPM7064AEFC100-4 Features

  • 64 macrocells and 1250 gates.
  • Fast 4.5ns pin-to-pin logic delay.
  • 3.3V core with MultiVoltTM I/O.
  • In-system programmability via JTAG.
  • 100-FBGA surface mount package.

EPM7064AEFC100-4 Applications

  • Ideal for flexible logic implementation.
  • Suitable for high-speed embedded systems.
  • Used in PCI-compatible designs.
  • Supports mixed-voltage I/O interfaces.

EPM7064AEFC100-4 FAQs

6 frequently asked questions generated from this part’s specifications.
What is the logic delay for the EPM7064AEFC100-4?

The maximum pin-to-pin logic delay is 4.5 ns.

How many macrocells does the EPM7064AEFC100-4 have?

The device features 64 macrocells.

What is the operating voltage range for this CPLD?

The voltage supply range is 3V to 3.6V.

What is the operating temperature range?

The operating temperature range is 0°C to 70°C (TA).

What package type is the EPM7064AEFC100-4 supplied in?

It is supplied in a 100-FBGA (11x11) package.

Is the EPM7064AEFC100-4 in-system programmable?

Yes, it supports in-system programmability through its JTAG interface.

Home
Account

Categories