EPM7032STC44-10N The Altera EPM7032STC44-10N is a high-performance CPLD based on the MAX architecture. It offers a 5ns pin-to-pin logic delay and operates with a supply voltage range of -2.0V to 7.0V.
Mfr Part #:

EPM7032STC44-10N

Available from 2 distributors
Mfr Name: Altera
Altera
The Altera EPM7032STC44-10N is a high-performance CPLD based on the MAX architecture. It offers a 5ns pin-to-pin logic delay and operates with a supply voltage range of -2.0V to 7.0V.
Total Stock: 3,984 pcs
$ Price Range: $0.50

EPM7032STC44-10N Available from 2 distributors

Authorised
Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
3,890 pcs
3890 pcs On Request 1 On Request On Request 17+ On Request On Request
Non-Authorised Inventory information
94 pcs
94 pcs On Request 1 On Request On Request On Request On Request On Request

EPM7032STC44-10N Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Ambient Temperature
Architecture
Lead Style
Mounting Type
Storage Temperature
Supply Voltage
Technology

EPM7032STC44-10N Description

Short technical summary and product information.

The EPM7032STC44-10N from Altera is a high-density, high-performance CPLD utilizing the second-generation MAX architecture. Fabricated with advanced CMOS technology, this EEPROM-based device provides a logic density ranging from 600 to 5,000 usable gates. It features fast pin-to-pin delays as low as 5 ns and counter speeds up to 175.4 MHz.

 

Key electrical characteristics include a supply voltage range of -2.0V to 7.0V and DC output current per pin from -25mA to 25 mA. The device supports 5.0-V in-system programmability (ISP) via an IEEE 1149.1 (JTAG) interface and includes built-in JTAG boundary-scan test (BST) circuitry. Enhanced features include additional global clocking, output enable controls, and programmable slew rate.

 

Packaged in a 44-TQFP, the EPM7032STC44-10N is suitable for surface mount applications. It offers programmable macrocell flip-flops with individual control options and a programmable power-saving mode for reduced consumption. The device is also PCI-compliant and offers an open-drain output option.

EPM7032STC44-10N Quick Information

Product Type: CPLD
Series: MAX 7000S
Canonical Name: EPM7032STC44-10N CPLD
Subcategory: Complex Programmable Logic Devices

EPM7032STC44-10N Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

EPM7032STC44-10N Estimated Pricing

Qty Low High
1+ $0.50 $0.50

Estimated market price range - modelled values for guidance only, not live distributor offers.

EPM7032STC44-10N Features

  • High-performance MAX architecture CPLD.
  • Fast 5ns pin-to-pin logic delay.
  • Up to 175.4MHz counter frequency.
  • 600 to 5,000 usable gates.
  • 44-TQFP surface mount package.

EPM7032STC44-10N Applications

  • Ideal for digital logic designs.
  • Suitable for embedded systems.
  • Used in programmable logic circuits.
  • Applications requiring fast timing.

EPM7032STC44-10N FAQs

7 frequently asked questions generated from this part’s specifications.
What is the maximum logic delay of the EPM7032STC44-10N?

The maximum pin-to-pin logic delay is 5 ns.

What is the maximum counter frequency of this CPLD?

The maximum counter frequency including interconnect is 175.4 MHz.

How many usable gates does the EPM7032STC44-10N provide?

It provides 600 to 5,000 usable gates.

What is the supply voltage range for this device?

The supply voltage range is -2.0V to 7.0V.

What package type is the EPM7032STC44-10N available in?

It is available in a 44-TQFP surface-mount package.

Does this CPLD support in-system programming?

Yes, it supports 5.0-V in-system programmability (ISP) via a JTAG interface.

What is the operating temperature range?

The ambient temperature range is -65°C to 135°C.

Home
Account

Categories