| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,890 pcs
|
6890 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
3,000 pcs
|
3000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
71 pcs
|
71 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Delay Time tpd(1) Max | |
| Mounting Type | |
| Number of Gates | |
| Number of I | |
| Number of Logic Elements | |
| Number of Macrocells | |
| Operating Temperature | |
| Programmable Type | |
| Supplier Device Package | |
| Voltage Supply |
The Intel EPM3256ATC144-10 is a high-performance, low-cost CMOS EEPROM-based programmable logic device from the MAX 3000A family. It offers 256 macrocells and 5000 usable gates, with a fast pin-to-pin logic delay of 10 ns and counter frequencies up to 227.3 MHz.
This CPLD supports 3.3V in-system programmability (ISP) via a JTAG interface and features a MultiVolt I/O interface compatible with 5.0V, 3.3V, and 2.5V logic levels. The device operates within an industrial temperature range of 0°C to 70°C.
Packaged in a 144-TQFP (20x20) or 144-LQFP, the EPM3256ATC144-10 is designed for surface mounting. It includes features such as boundary-scan test circuitry and programmable macrocell flip-flops with individual controls.
The maximum pin-to-pin logic delay (tpd) for the EPM3256ATC144-10 is 10 ns.
The EPM3256ATC144-10 features 256 macrocells.
The voltage supply range for the EPM3256ATC144-10 is 3V to 3.6V.
This device is available in a 144-TQFP (20x20) or a 144-LQFP package.
The operating temperature range is 0°C to 70°C (TA).
Yes, it supports 3.3V in-system programmability (ISP) through the IEEE 1149.1 JTAG interface.