| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
6,377 pcs
|
6377 pcs | On Request | 1 | On Request | On Request | 13+ | On Request | On Request | |
|
153 pcs
|
153 pcs | On Request | 1 | On Request | On Request | 17+ | On Request | On Request | |
|
50 pcs
|
50 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
18 pcs
|
18 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
4 pcs
|
4 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Mounting Type | |
| Storage Temperature | |
| Tape & Reel |
The Altera EPM3128ATC144-7N is a Complex Programmable Logic Device (CPLD) belonging to the MAX 3000A family. Built on a MAX architecture using advanced CMOS technology, this EEPROM-based PLD offers a balance of performance and cost-effectiveness. It features 128 macrocells and provides up to 2500 usable gates, with a pin-to-pin logic delay of 4.5 ns and a maximum counter frequency of 227.3 MHz.
This device supports 3.3-V in-system programmability (ISP) via an IEEE Std. 1149.1 JTAG interface and includes boundary-scan test circuitry compliant with IEEE Std. 1149.1-1990. The MultiVoltTM I/O interface allows the core to operate at 3.3 V while supporting I/O compatibility with 5.0-V, 3.3-V, and 2.5-V logic levels. It is supplied in a 144-TQFP package suitable for surface mounting.
Additional features include hot-socketing support, a programmable interconnect array (PIA) for predictable performance, and an industrial temperature range. The device is PCI compatible and offers a bus-friendly architecture with programmable slew-rate control. Software design support is available through Altera's development systems.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.50 | $0.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The pin-to-pin logic delay is 4.5 ns.
The maximum counter frequency is 227.3 MHz.
It has 128 macrocells.
The MultiVolt I/O interface supports 5.0-V, 3.3-V, and 2.5-V logic levels.
It is supplied in a 144-TQFP package.