| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,588 pcs
|
5588 pcs | On Request | 1 | On Request | On Request | 10+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Technology | |
| Type |
The Altera EPF10K30ATC144-3N is an embedded programmable logic device belonging to the FLEX 10K family, specifically the FLEX 10KA series. This FPGA provides System-on-a-Programmable-Chip (SOPC) integration capabilities, featuring an embedded array for megafunctions like memory and specialized logic, alongside a logic array for general functions.
Key technical specifications include 30,000 logic elements (LEs) and 144 user I/O pins. It also incorporates 12,288 RAM bits and supports PCI Local Bus Specification, Revision 2.2. The device is fabricated using CMOS technology and offers low power consumption, typically less than 0.5 mA in standby mode.
Designed for high-density applications, the EPF10K30ATC144-3N is housed in a 144-pin Quad Flat Pack (QFP) package, suitable for dense PCB layouts. It includes built-in JTAG boundary-scan test circuitry compliant with IEEE Std. 1149.1-1990.
This FPGA is suitable for various applications requiring complex digital functions, high integration, and optimized power efficiency. Its flexible programmability allows for adaptation to new standards and system-level upgrades.
| Qty | Low | High |
|---|---|---|
| 1+ | $2.50 | $2.50 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The EPF10K30ATC144-3N features 30,000 logic elements, 144 user I/O pins, and 12,288 RAM bits. It operates using CMOS technology and has a typical standby power consumption of less than 0.5 mA.
The EPF10K30ATC144-3N FPGA is supplied in a 144-pin Quad Flat Pack (QFP) package.
Yes, the FLEX 10K and FLEX 10KA devices, including the EPF10K30ATC144-3N, support the PCI Local Bus Specification, Revision 2.2.
The EPF10K30ATC144-3N includes built-in Joint Test Action Group (JTAG) boundary-scan test circuitry compliant with IEEE Std. 1149.1-1990.