EP1K50FI256-2N
Intel
The Intel EP1K50FI256-2N is a Field Programmable Gate Array (FPGA) with 199,000 gates and 40,960 RAM bits. It features 186 I/O pins and operates within a temperature range of -40°C to 85°C.
| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
325 pcs
|
325 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Lead Spacing | |
| Mounting Type | |
| Number of Gates | |
| Number of I | |
| Number of LABs | |
| Number of Logic Elements | |
| Operating Temperature | |
| Supplier Device Package | |
| Total RAM Bits | |
| Voltage |
The Intel EP1K50FI256-2 is a member of the ACEX 1K family of programmable logic devices (PLDs). This FPGA offers system-on-a-programmable-chip (SOPC) integration capabilities.
Key specifications include a maximum of 199,000 typical gates, 40,960 total RAM bits, and 2,880 logic elements. It provides 186 user I/O pins and operates within a voltage range of 2.375V to 2.625V. The device is designed for surface mount installation and comes in a 256-BGA package.
This device supports MultiVolt I/O, allowing it to interface with 2.5-V, 3.3-V, or 5.0-V systems. It also features compliance with PCI Local Bus Specification Revision 2.2 for both 3.3-V (at 33 MHz or 66 MHz) and 5.0-V operation. An extended temperature range of -40°C to 85°C (TA) is supported.
Additional features include built-in Joint Test Action Group (JTAG) boundary-scan test circuitry compliant with IEEE Std. 1149.1-1990. The ACEX 1K family is known for its cost-efficient programmable architecture suitable for high-volume applications.
The EP1K50FI256-2 FPGA has 2,880 logic elements.
The EP1K50FI256-2 FPGA has 186 I/O pins.
The operating voltage range for the EP1K50FI256-2 FPGA is 2.375V to 2.625V.
The EP1K50FI256-2 FPGA is supplied in a 256-BGA package.
The operating temperature range for the EP1K50FI256-2 FPGA is -40°C to 85°C (TA).
Yes, the EP1K50FI256-2 FPGA supports MultiVolt I/O pins that can drive or be driven by 2.5-V, 3.3-V, or 5.0-V devices.
Yes, the EP1K50FI256-2 FPGA is fully compliant with PCI Local Bus Specification Revision 2.2 for 3.3-V operation at 33 MHz or 66 MHz, and for 5.0-V operation.