| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1 pcs
|
1 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Length | |
| Mounting Type | |
| Number of Inputs | |
| Number of Outputs | |
| Operating Temperature | |
| Propagation Delay | |
| Technology | |
| Width |
The Altera EP1810JI-40 is a Complex Programmable Logic Device (CPLD) from the EP1810 series. This component is built using CMOS technology and offers 48 macrocells.
Key electrical specifications include a propagation delay of 45ns and a supply voltage range of 4.75V to 5.25V. It provides 60 input pins and 48 output pins, supporting a total of 48 I/O lines. The device is designed to operate within an industrial temperature range of -40°C to 85°C.
Packaged in a 68-terminal Ceramic Quad Flat Chip Carrier (CQCC) with a terminal pitch of 1.270mm, the EP1810JI-40 is suitable for surface mounting. Its dimensions are 24.13mm in width and length, with a maximum seated height of 5.08mm.
This OT PLD finds application in various industrial and consumer electronics sectors that require flexible logic implementation. Its robust specifications make it a reliable choice for designs needing programmable logic capabilities.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.99 | $0.99 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The propagation delay is 45 ns.
The operating temperature range is -40°C to 85°C.
The supply voltage ranges from 4.75V to 5.25V.
The EP1810JI-40 is housed in a 68-terminal Ceramic Quad Flat Chip Carrier (CQCC) package.
The EP1810JI-40 has 48 macrocells.