| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,983 pcs
|
5983 pcs | On Request | 1 | On Request | On Request | 22+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| GPIO | |
| Mounting Type | |
| Operating Voltage | |
| Storage Temperature | |
| Tape & Reel |
The WCH CH395L is an Ethernet protocol stack management chip designed for seamless Ethernet communication within MCU systems. It integrates both the 10/100M Ethernet Media Access Control (MAC) and Physical Layer (PHY), ensuring full compatibility with the IEEE802.3 protocol. This chip simplifies network integration by providing a built-in Ethernet stack firmware that supports essential protocols such as IP, DHCP, ARP, ICMP, IGMP, UDP, and TCP.
Connectivity is flexible, with support for three distinct communication interfaces: an 8-bit passive parallel port, an SPI interface capable of up to 30MHz, and a UART interface supporting speeds up to 3Mbps. This allows controllers like DSPs, MCUs, and MPUs to interface with the CH395L for Ethernet communication. The chip also includes 8 independent socket pairs for simultaneous data transmission and reception, a 24KB RAM buffer for Ethernet data, and a 4KB EEPROM.
The CH395L is available in LQFP128 and LQFP64M lead-free packages, compatible with RoHS standards. It supports automatic MDI/MDIX line conversion and various address filtering modes, enhancing its utility in diverse networking applications.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.30 | $0.30 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The CH395L supports IEEE802.3 10/100M protocol and includes built-in Ethernet stack firmware such as IP, DHCP, ARP, ICMP, IGMP, UDP, and TCP.
The CH395L supports three communication interfaces: an 8-bit passive parallel port, an SPI device interface with a maximum speed of 30MHz, and a UART with a maximum speed of 3Mbps.
The CH395L has a built-in 24KB RAM that can be used for Ethernet data transmission and receiving, with freely configurable transceiver buffers for each socket.
The CH395L is available in LQFP128 and LQFP64M packages.
The CH395L requires positive power input terminals of 3.3V (VCC33) and 1.8V (VCC18).