| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
4,879 pcs
|
4879 pcs | On Request | 1 | On Request | On Request | 19+ | On Request | On Request | |
|
3,000 pcs
|
3000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Frequency | |
| Input | |
| Input Type | |
| Mounting Type | |
| Number of Circuits | |
| Number of Outputs | |
| Operating Temperature | |
| Output | |
| Output Type | |
| Power Consumption | |
| Ratio | |
| Supplier Device Package | |
| Type | |
| Voltage |
The Texas Instruments CDCDB2000NPPR is a high-performance clock buffer designed for demanding applications requiring precise clock distribution. This device features 20 LP-HCSL outputs and is compliant with the DB2000QL specification, making it suitable for PCIe Gen 1 through Gen 7, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces.
Key electrical characteristics include a core and output supply voltage of 3.3V, a maximum frequency of 250 MHz, and low additive RMS jitter of typically 0.08 ps rms after its internal filter. The buffer offers an output skew of 50 ps and an input-to-output delay of less than 3 ns. Control is managed via SMBus, SBI, and 8 hardware output enable pins, allowing individual configuration of all 20 outputs.
Packaged in an 80-lead TLGA/GQFN (6mm x 6mm) with an exposed pad, the CDCDB2000NPPR is designed for surface mounting. It operates within a temperature range of -40°C to 85°C. The device supports spread spectrum clocking and includes hardware-controlled low power modes.
This clock buffer is ideal for systems requiring reliable and low-jitter clock signal distribution, ensuring signal integrity for high-speed serial interfaces.
| Qty | Low | High |
|---|---|---|
| 1+ | $2.07 | $2.07 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The operating temperature range is -40°C to 85°C.
The CDCDB2000NPPR has 20 outputs.
The typical additive RMS jitter after the DB2000QL filter is 0.08 ps rms.
It requires a 3.3V core and output supply voltage.
The output skew is typically 50 ps.
It provides LP-HCSL output signals.
It is available in an 80-TLGA (6x6) and an 80-VFLGA Exposed Pad package.