| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,005 pcs
|
2005 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Input | |
| Mount | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Supplier Package | |
| Type | |
| Voltage | |
| Weight |
The Texas Instruments CDC5806PW is a high-performance clock generator utilizing three phase-locked loops (PLLs) to synthesize various system clocks from a 54-MHz input. It is designed for digital TV applications with memory card interfaces.
This device generates multiple output clocks including VIDCLK, AUDCLK, CPUCLK, ASICCLK, USBCLK, and MCCLK. It features on-chip loop filters and internal feedback, eliminating the need for external components. The CDC5806PW operates from a single 3.3V supply and is characterized for industrial temperature ranges from -40°C to 85°C.
Key electrical specifications include a maximum frequency of 74MHz and compatibility with LVCMOS/LVTTL input and output signals. The device offers low peak-to-peak period jitter, rated at a maximum of 150 ps. It is packaged in a 20-pin TSSOP package suitable for surface mount applications.
The CDC5806PW requires a stabilization time after the reference clock input has a stable phase and frequency. PLLs can be powered down if no valid REF_IN clock (less than 5 MHz) is detected or if the VDD drops below 2V.
The CDC5806PW operates from a 3V to 3.6V supply voltage.
The CDC5806PW is available in a 20-TSSOP package.
The CDC5806PW operates in an industrial temperature range from -40°C to 85°C.
Yes, the CDC5806PW is RoHS3 compliant.
The CDC5806PW has a maximum frequency of 74MHz.
The CDC5806PW supports LVCMOS and LVTTL input signals.