CDC2516DGGR The Texas Instruments CDC2516DGGR is a 3.3V Phase-Lock Loop Clock Driver designed for synchronous DRAM applications. It distributes one clock input to 16 outputs across four banks.
Mfr Part #:

CDC2516DGGR

Available from 2 distributors
Mfr Name: Texas Instruments
Texas Instruments
The Texas Instruments CDC2516DGGR is a 3.3V Phase-Lock Loop Clock Driver designed for synchronous DRAM applications. It distributes one clock input to 16 outputs across four banks.
✓ Total Stock: 10,831 pcs
$ Price Range: $6.14

CDC2516DGGR Available from 2 distributors

✓ Authorised
✓ Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Non-Authorised Inventory information
7,631 pcs
7631 pcs On Request 1 On Request On Request On Request On Request On Request
Non-Authorised Inventory information
3,200 pcs
3200 pcs On Request 1 On Request On Request 0406+ On Request On Request

CDC2516DGGR Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Differential
Divider
Frequency
Input
Input Type
Lead Style
Mounting Type
Number of Circuits
Number of Outputs
Operating Temperature
Operating Voltage
Output
Output Type
PLL
Ratio
Supplier Device Package
Supplier Package
Tape & Reel
Type
Voltage

CDC2516DGGR Description

Short technical summary and product information.

The Texas Instruments CDC2516DGGR is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It precisely aligns the feedback output to the clock input signal, making it ideal for synchronous DRAM applications.

 

This device operates at a 3.3V core and output supply voltage, distributing one clock input to 16 low-skew, low-jitter copies across four banks of four outputs. Each bank can be enabled or disabled independently. The CDC2516 features on-chip series-damping resistors and an integrated loop filter, eliminating the need for external RC networks.

 

It has a frequency of 125MHz, an output skew of 250ps, and additive RMS jitter of 200fs (typ). The operating temperature range is 0°C to 70°C. The CDC2516DGGR is packaged in a 48-TSSOP surface-mount package.

 

Designed for ease of use and minimal component count, this PLL clock driver simplifies board design and reduces costs. It requires a stabilization time after power-up or signal application to achieve phase lock.

CDC2516DGGR Quick Information

Product Type: Clock Driver
Series: CDC2516
Canonical Name: CDC2516 3.3-V Phase-Lock Loop Clock Driver
Subcategory: Clock Generators, PLLs, Frequency Synthesizers

CDC2516DGGR Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

CDC2516DGGR Estimated Pricing

Qty Low High
1+ $6.14 $6.14

Estimated market price range - modelled values for guidance only, not live distributor offers.

CDC2516DGGR Features

  • 3.3V Phase-Lock Loop Clock Driver
  • Distributes one clock to 16 outputs
  • Low skew and low jitter performance
  • Independent output bank control
  • Surface mount 48-TSSOP package

CDC2516DGGR Applications

  • Phase-lock loop clock distribution for SDRAM.
  • Drives point-to-point loads with integrated damping.
  • Distributes one clock input to four banks.
  • Synchronizes outputs to the clock input signal.
  • Adjusts output signal duty cycles to 50 percent.

CDC2516DGGR FAQs

7 frequently asked questions generated from this part’s specifications.
What is the core supply voltage for the CDC2516DGGR?

The core supply voltage is 3.3V.

What is the output supply voltage?

The output supply voltage is 3.3V.

What is the operating temperature range?

The operating temperature range is 0°C to 70°C.

How many outputs does the CDC2516DGGR have?

The CDC2516DGGR has 16 outputs.

What type of clock driver is the CDC2516DGGR?

It is a PLL Clock Driver.

What is the output skew of the CDC2516DGGR?

The output skew is 250ps.

What is the typical additive RMS jitter?

The typical additive RMS jitter is 200fs.

Home

Categories