DistyParts Icon
CDC2509APWR The Texas Instruments CDC2509APWR is a 3.3V Phase-Lock Loop (PLL) Clock Driver designed for synchronous DRAM applications. It operates at up to 100 MHz and distributes one clock input to nine outputs.
Mfr Part #:

CDC2509APWR

Available from 2 distributors
Mfr Name: Texas Instruments
Texas Instruments
The Texas Instruments CDC2509APWR is a 3.3V Phase-Lock Loop (PLL) Clock Driver designed for synchronous DRAM applications. It operates at up to 100 MHz and distributes one clock input to nine outputs.
✓ Total Stock: 450 pcs

CDC2509APWR Available from 2 distributors

✓ Authorised
✓ Non-Authorised
Distributor Stock Pricing MOQ PKG Lead Time Date Code On Order Quantity On Order Delivery
Rayichip ✓
Non-Authorised Inventory information
300 pcs
On Request
300 pcs On Request 1 On Request On Request On Request On Request On Request
Optech Co.,Limited ✓
Non-Authorised Inventory information
150 pcs
On Request
150 pcs On Request 1 On Request On Request 1419/ On Request On Request
DistyParts aggregates offers from multiple distributors. Final prices, lead times and terms are subject to the distributors' discretion and may change without prior notice. DistyParts is not liable for any discrepancies.

CDC2509APWR Specifications Quick View

Most important parameters for selection – full specs in datasheet.
Category
Manufacturer Name
Differential
Divider
Frequency
Input
Mounting Type
Number of Circuits
Operating Temperature
Operating Voltage
Output
PLL
Ratio
Supplier Device Package
Supplier Package
Type
Voltage
View Similar Products (0)

CDC2509APWR Description

Short technical summary and product information.

The Texas Instruments CDC2509APWR is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It operates at 3.3V VCC and provides integrated series-damping resistors, making it suitable for driving point-to-point loads.

 

This device distributes one clock input to one bank of five outputs and one bank of four outputs, providing nine low-skew, low-jitter copies of the input clock. The output signal duty cycles are adjusted to 50 percent, independent of the input clock's duty cycle. Each bank of outputs can be enabled or disabled separately via control inputs.

 

The CDC2509APWR features on-chip series damping resistors and does not require an external RC network for its PLL loop filter, minimizing component count and board space. It is characterized for operation from 0°C to 70°C.

 

Packaged in a 24-TSSOP, the CDC2509APWR is designed for surface mount applications. Its key specifications include a maximum frequency of 100 MHz, an input/output type of LVTTL, and a clock ratio of 1:9.

CDC2509APWR Quick Information

Product Type: Clock Driver
Canonical Name: Texas Instruments CDC2509A Phase-Lock Loop Clock Driver
Subcategory: PLL Clock Driver

CDC2509APWR Compliance

RoHS Status: RoHS Compliant
Moisture Sensitivity Level (MSL): 1 Unlimited
REACH Status: REACH Unaffected

CDC2509APWR Features

  • 3.3V Phase-Lock Loop Clock Driver.
  • Distributes one clock to nine outputs.
  • 100 MHz maximum frequency operation.
  • Low-skew, low-jitter clock distribution.
  • Available in 24-TSSOP package.

CDC2509APWR Applications

  • Clock signal generation.
  • Clock distribution networks.
  • Timing critical applications.
  • System clock synchronization.

CDC2509APWR FAQs

7 frequently asked questions generated from this part’s specifications.
What is the operating voltage for the CDC2509APWR?

The operating voltage for the CDC2509APWR is 3.3 V.

What is the package type for the CDC2509APWR?

The CDC2509APWR is supplied in a 24-TSSOP package.

What is the operating temperature range of the CDC2509APWR?

The CDC2509APWR operates between 0°C and 70°C.

Is the CDC2509APWR RoHS compliant?

The RoHS status is RoHS3 Compliant.

What is the frequency of the CDC2509APWR?

The frequency of the CDC2509APWR is 100 MHz.

What is the input voltage range for the CDC2509APWR?

The input voltage range for the CDC2509APWR is 3 V to 3.6 V.

Does the CDC2509APWR have PLL functionality?

Yes, the CDC2509APWR has PLL functionality with bypass.

Home

Categories