| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
120,533 pcs
|
120533 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Clock Frequency | |
| Current | |
| Function | |
| Input Capacitance | |
| Max Propagation Delay @ V, Max CL | |
| Mounting Type | |
| Number of Bits per Element | |
| Number of Elements | |
| Operating Temperature | |
| Output Type | |
| Supplier Device Package | |
| Tape & Reel | |
| Trigger Type | |
| Type | |
| Voltage |
The Texas Instruments CD74ACT112M is a dual, negative-edge-triggered J-K flip-flop integrated circuit. It is designed for logic and voltage translation applications, offering TTL-compatible inputs and significantly reduced power consumption compared to bipolar logic. This device features two independent flip-flops, each with set and reset capabilities.
The CD74ACT112M operates over a voltage range of 4.5V to 5.5V with a maximum clock frequency of 100 MHz. It has a typical quiescent current of 4 µA and a maximum propagation delay of 10.3 ns at 5V and 50pF. The flip-flops can function as toggle flip-flops when J and K inputs are tied high.
Packaged in a 16-SOIC (Surface Mount) configuration, the CD74ACT112M is suitable for standard PCB assembly. It operates within an industrial temperature range of -55°C to 125°C. The device boasts SCR-latchup-resistant CMOS process and circuit design, exceeding 2-kV ESD protection per MIL-STD-883, Method 3015.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.60 | $0.60 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The operating voltage range is 4.5V to 5.5V.
-55°C to 125°C.
16-SOIC surface-mount package.
Negative edge.
Set (preset) and reset.
100 MHz.
10.3 ns at 5V, 50pF.