| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
56,500 pcs
|
56500 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
22,784 pcs
|
22784 pcs | On Request | 1 | On Request | On Request | 2020+ | On Request | On Request | |
|
4 pcs
|
4 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Core Processor | |
| Core Size | |
| Data Converters | |
| EEPROM Size | |
| Mounting Type | |
| Number of I | |
| Operating Temperature | |
| Oscillator Type | |
| Peripherals | |
| Program Memory Size | |
| Program Memory Type | |
| RAM Size | |
| Speed | |
| Supplier Device Package | |
| Voltage |
The ATtiny13A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture, executing powerful instructions in a single clock cycle. It features 1KB of in-system self-programmable Flash memory, 64 bytes of SRAM, and 64 bytes of EEPROM with high endurance (10,000 write/erase cycles for Flash, 100,000 for EEPROM).
Peripheral features include a 4-channel 10-bit ADC, one 8-bit timer/counter with two PWM channels, a programmable watchdog timer, and an on-chip analog comparator. The device also supports debugWIRE on-chip debugging and in-system programming via SPI port.
The microcontroller operates from 1.8V to 5.5V and can run at up to 20 MHz, delivering up to 20 MIPS throughput. It is available in a compact 20-pad QFN package (4x4 mm) with exposed pad for enhanced thermal performance. The industrial temperature range is -40°C to 85°C, making it suitable for harsh environments.
The operating voltage range is 1.8V to 5.5V.
It comes in a 20-WFQFN Exposed Pad package (20-QFN-EP 4x4 mm).
The operating temperature range is -40°C to 85°C.
The maximum clock speed is 20 MHz.
It has 1KB Flash program memory, 64 bytes SRAM, and 64 bytes EEPROM.
Yes, it includes a 4-channel 10-bit ADC.
It uses an 8-bit AVR RISC architecture.