| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
36 pcs
|
36 pcs | On Request | 1 | On Request | On Request | On Request | On Request | 2026-02-23 21:33:16 |
| Category | |
| Manufacturer Name | |
| Access Time | |
| Memory Format | |
| Memory Interface | |
| Memory Organization | |
| Memory Size | |
| Memory Type | |
| Mounting Type | |
| Operating Temperature | |
| Supplier Device Package | |
| Technology | |
| Voltage | |
| Write Cycle Time |
The AS6C62256-55SINTR is a 262,144-bit low power CMOS static random-access memory organized as 32,768 words by 8 bits. Fabricated using high-performance CMOS technology, it is designed for low power applications and battery-backed non-volatile memory.
Key electrical specifications include an access time of 55 ns and a write cycle time of 55 ns. It operates with a wide power supply range of 2.7V to 5.5V. The device consumes a typical operation current of 15mA at 3.0V and a standby current of 1µA at 3.0V. Data retention is supported down to a voltage of 1.5V.
This SRAM is available in a 28-pin SOIC package with a 0.330" width, suitable for surface mount applications. The operating temperature range is -40°C to 85°C.
It is fully compatible with competitor 5V and 3.3V products, offering tri-state outputs and TTL-compatible inputs/outputs.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.24 | $1.24 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
55 ns.
2.7V to 5.5V.
256Kbit organized as 32K x 8.
-40°C to 85°C.
28-SOP (28-SOIC, 0.330" width).
1 µA at 3.0V.
1.5V minimum.