| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
202 pcs
|
202 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Duplex | |
| Fault Protection | |
| Input Impedance | |
| Lead Spacing | |
| Lead Style | |
| Mounting Type | |
| Number of Drivers | |
| Operating Temperature | |
| Protocol | |
| Receiver Hysteresis | |
| Supplier Device Package | |
| Supplier Package | |
| Supply Current | |
| Type | |
| Voltage |
The AM26LS32ACPW from Texas Instruments is a quadruple differential line receiver IC, suitable for balanced and unbalanced digital data transmission applications. It supports RS422 and RS423 protocols and offers a maximum signaling rate of 10 Mbps.
This device features a common-mode range of ±7V and requires a supply voltage between 4.75V and 5.25V. The receivers have a typical input hysteresis of 50 mV and a minimum input impedance of 12 kΩ. The outputs are 3-state, allowing direct connection to bus-organized systems, and include complementary output-enable inputs. An open input fail-safe design ensures outputs remain high when inputs are open.
The AM26LS32ACPW is available in a 16-TSSOP surface-mount package. It operates within a temperature range of 0°C to 70°C. The device is designed with low-power Schottky circuitry and meets or exceeds the requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU recommendations V.10 and V.11.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.65 | $0.65 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The maximum signaling rate for the AM26LS32ACPW is 10 Mbps.
The common-mode range for the AM26LS32ACPW is ±7V.
The AM26LS32ACPW operates from a supply voltage of 4.75V to 5.25V.
The AM26LS32ACPW is supplied in a 16-TSSOP package.
The operating temperature range for the AM26LS32ACPW is 0°C to 70°C.
The AM26LS32ACPW supports RS422 and RS423 protocols.