| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
8,666 pcs
|
8666 pcs | On Request | 1 | On Request | On Request | 10+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Clock Rate | |
| Interface | |
| Mounting Type | |
| Non | |
| Number of Cores | |
| On | |
| Operating Temperature | |
| SVHC Present | |
| Supplier Device Package | |
| Supplier Package | |
| Type | |
| Voltage |
The ADSP-BF561SKBCZ500 is a high-performance dual-core Blackfin embedded symmetric multiprocessor from Analog Devices. Each core operates at 500 MHz and includes two 16-bit MACs, two 40-bit ALUs, and four 8-bit video ALUs. The device features 328 kB of on-chip memory, including 32 kB L1 instruction cache per core and 128 kB L2 cache. It supports a 32-bit data bus and operates with a core voltage of 1.25 V and I/O voltages of 2.5 V and 3.3 V. The processor includes interfaces such as SPI, SSP, and UART, and is designed for surface mount assembly in a 256-ball CSPBGA (12x12 mm) package. With a temperature range of 0°C to 70°C (note: manufacturer page indicates -40°C to +85°C), it is suitable for a variety of embedded signal processing applications. The device is RoHS3 compliant and has an MSL of 1 (unlimited).
Core voltage is 1.25 V, I/O voltage is 2.50 V and 3.30 V.
256-LFBGA, CSPBGA (256-CSPBGA 12x12 mm).
0°C to 70°C (TA) per existing data; manufacturer page lists -40°C to +85°C.
Yes, RoHS3 Compliant (unverified).
500 MHz.
2 cores.
328 kB total, including 32 kB L1 instruction cache per core and 128 kB L2 cache.