| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,049 pcs
|
2049 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request | |
|
157 pcs
|
157 pcs | On Request | 1 | On Request | On Request | 09+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Features | |
| Input Type | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Ratio | |
| Reference Type | |
| SVHC Present | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Voltage |
The Texas Instruments ADS62P28IRGCT is a dual-channel, 12-bit analog-to-digital converter (ADC) capable of sampling rates up to 210 MSPS. It employs a pipelined architecture to achieve high-speed conversion with excellent dynamic performance, including a signal-to-noise ratio (SNR) of 70.8 dB and a spurious-free dynamic range (SFDR) of 98 dB. The effective number of bits (ENOB) is 11.1 bits.
The ADC accepts differential analog inputs with a peak-to-peak voltage range of 2 V. It requires a supply voltage between 1.7V and 1.9V and typically consumes 1140 mW. The device supports both external and internal voltage references. The input bandwidth is 700 MHz, making it suitable for wideband signal processing.
The ADS62P28IRGCT provides flexible digital output options: DDR LVDS (Double Data Rate) and parallel CMOS. It includes a DC offset correction loop and programmable gain up to 6 dB for trade-offs between SNR and SFDR. The device is housed in a 64-VQFN package (9 mm x 9 mm) with an exposed pad, and it is rated for surface mount assembly. It operates over the industrial temperature range of -40°C to 85°C.
This dual-channel ADC is designed for multi-carrier, wide-bandwidth communications applications, such as software-defined radios and base station receivers. The simultaneous sampling capability and low power consumption make it well-suited for demanding high-speed data acquisition systems.
1.7V to 1.9V
64-VQFN (9 mm x 9 mm)
-40°C to 85°C
RoHS3 Compliant (unverified, low confidence)
210 MSPS
12 bits
DDR LVDS and parallel CMOS