| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
5,744 pcs
|
5744 pcs | On Request | 1 | On Request | On Request | 21+ | On Request | On Request | |
|
5,000 pcs
|
5000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
41 pcs
|
41 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Input | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Type | |
| Voltage |
The ADF4350BCPZ-RL7 is a wideband frequency synthesizer with an integrated voltage controlled oscillator (VCO) from Analog Devices. It supports both fractional-N and integer-N phase-locked loop (PLL) architectures, enabling flexible frequency synthesis for a variety of RF applications. The device features a fundamental VCO output range of 2200 MHz to 4400 MHz, which can be divided by 1, 2, 4, 8, or 16 to generate frequencies as low as 137.5 MHz.
Key specifications include low phase noise performance, typical RMS jitter of less than 0.4 ps, and a programmable dual-modulus prescaler of 4/5 or 8/9. The synthesizer operates from a 3.0 V to 3.6 V power supply and is logic-compatible with 1.8 V. It offers a programmable output power level, an RF output mute function, and both analog and digital lock detect indicators. Additional features include switched bandwidth fast-lock mode and cycle slip reduction.
The ADF4350BCPZ-RL7 is designed for use with an external loop filter and external reference frequency. It is housed in a 32-lead LFCSP package. Typical applications include wireless infrastructure (W-CDMA, TD-SCDMA, WiMAX, GSM, PCS, DCS, DECT), test equipment, wireless LANs, CATV equipment, and clock generation.
The output frequency range is 137.5 MHz to 4400 MHz.
It supports both fractional-N and integer-N phase-locked loop (PLL) architectures.
The typical RMS jitter is less than 0.4 ps.
The power supply range is 3.0 V to 3.6 V.
It is available in a 32-lead LFCSP package.