| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
10,500 pcs
|
10500 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
2,396 pcs
|
2396 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Height | |
| Input | |
| Interface | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Supply Current | |
| Termination Style | |
| Type | |
| Voltage |
The ADF4002BCPZ is a phase-locked loop (PLL) frequency synthesizer from Analog Devices, integrating a low-noise digital phase frequency detector (PFD) and precision charge pump. It operates with a maximum frequency of 400 MHz and a phase detector frequency of 104 MHz. The device accepts CMOS and TTL input logic and provides clock output. It supports a 2:1 input-to-output ratio and includes a divider and bypass option.
Designed for a supply voltage range of 2.7V to 3.3V, the ADF4002BCPZ draws a typical supply current of 5 mA (6 mA max). It features a 3-wire serial interface for programming and includes hardware and software power-down modes. The device is suitable for clock conditioning, clock generation, and IF LO generation in wireless receivers and transmitters.
The component is housed in a 20-LFCSP (4x4mm) surface-mount package with an exposed pad, measuring 4mm x 4mm with a height of 0.83mm. It operates over a temperature range of -40°C to 85°C. The part is RoHS compliant (unverified) and has an MSL of Level 1.
2.7V to 3.3V.
20-LFCSP (4x4mm) with exposed pad.
-40°C to 85°C.
Yes, it is RoHS3 compliant (unverified).
400 MHz.
104 MHz.
5 mA typical, 6 mA maximum.