| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
21,271 pcs
|
21271 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
5,000 pcs
|
5000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
3,689 pcs
|
3689 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Input Type | |
| Lead Style | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Ratio | |
| Reference Type | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Voltage |
The ADCS7477AIMF is a 10-bit, single-channel, successive approximation register (SAR) analog-to-digital converter (ADC) from Texas Instruments. It operates with a sampling rate of 1 MSPS and accepts a single-ended analog input. The device uses a supply voltage reference and communicates via an SPI or DSP-compatible serial interface.
This ADC is designed for low-power applications, operating from a single analog and digital supply voltage ranging from 2.7V to 5.25V. It features a sample-and-hold (S/H) circuit with a 1:1 S/H to ADC ratio and is built on a SAR architecture for reliable conversion performance.
The ADCS7477AIMF is housed in a compact SOT-23-6 surface-mount package, making it suitable for space-constrained designs. It is specified for operation over the industrial temperature range of -40°C to +125°C.
The ADCS7477AIMF has a 10-bit resolution.
The sampling rate is 1 MSPS (1 million samples per second).
The operating temperature range is -40°C to +125°C.
The ADCS7477AIMF is available in a SOT-23-6 surface-mount package.
The analog and digital supply voltage range is 2.7V to 5.25V.
The ADCS7477AIMF uses an SPI or DSP-compatible serial data interface.
The ADCS7477AIMF uses a successive approximation register (SAR) architecture.