| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
8,745 pcs
|
8745 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Features | |
| RF Type | |
| Storage Temperature | |
| Supplier Device Package | |
| Tape & Reel |
The AD9863BCPZRL-50 is a mixed-signal front-end (MxFE™) baseband transceiver from Analog Devices, designed for broadband applications such as WLL and WLAN. This device integrates dual 12-bit analog-to-digital converters (ADCs) optimized for sampling up to 50 MSPS, and dual 12-bit digital-to-analog converters (TxDACs) operating at speeds up to 200 MHz.
The transceiver features a flexible 24-pin I/O data interface that supports various interleaved or non-interleaved data transfers in half-duplex mode and interleaved data transfers in full-duplex mode. It includes internal clock distribution with a programmable phase-locked loop (PLL) and timing generation circuitry, allowing for single-reference clock operation. The device is configurable through register programmability or optionally through mode pins, with independent Rx and Tx power-down control.
Packaged in a 64-lead LFCSP with a 9 mm × 9 mm footprint, the AD9863BCPZRL-50 offers a cost-effective solution for high-performance, low-power communication systems. Its architecture is optimized for broadband communications, providing a versatile interface for digital back ends or DSPs.
| Qty | Low | High |
|---|---|---|
| 1+ | $0.99 | $0.99 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
The AD9863BCPZRL-50 features dual 12-bit analog-to-digital converters (ADCs) and dual 12-bit digital-to-analog converters (DACs).
The ADCs in the AD9863BCPZRL-50 are optimized for sampling rates of up to 50 MSPS.
The dual DACs in the AD9863BCPZRL-50 operate at speeds up to 200 MHz.
The DACs support 1x, 2x, or 4x interpolation.
The AD9863BCPZRL-50 has a 24-pin flexible I/O data interface.
The device is supplied in a 64-lead LFCSP package, specifically a 64-LFCSP-VQ (9x9) with an exposed pad.
This transceiver is designed for broadband applications, including WLL (Wireless Local Loop) and WLAN (Wireless Local Area Network), as well as general communications like modems.