| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
1,000 pcs
|
1000 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Features | |
| Input Type | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Ratio | |
| Reference Type | |
| SVHC Present | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Termination Style | |
| Voltage |
The AD9650BCPZ-25 is a dual 16-bit analog-to-digital converter (ADC) featuring a pipelined architecture with integrated output error correction logic. It supports a maximum sampling rate of 25 MSPS and accepts differential analog inputs with a 2.7 V p-p range and 500 MHz input bandwidth.
Key performance specifications include a typical SNR of 83 dBFS and SFDR of 95 dBc at 9.7 MHz input and 25 MSPS. Power dissipation is 119 mW per channel at 25 MSPS. The device includes a duty cycle stabilizer and an SPI interface for configuration.
The ADC operates from a 1.7V to 1.9V analog supply and is specified over the -40°C to +85°C temperature range. It is offered in a 64-VFQFN exposed pad package (64-LFCSP-VQ 9x9 mm) for surface mount assembly.
The operating temperature range is -40°C to +85°C.
It is available in a 64-VFQFN Exposed Pad, CSP package (64-LFCSP-VQ 9x9 mm).
The analog supply voltage range is 1.7V to 1.9V.
It is listed as RoHS3 Compliant, but this status is unverified and should be confirmed with the manufacturer.
The resolution is 16 bits.
The maximum sampling rate is 25 MSPS.
The typical SNR is 83 dBFS at 9.7 MHz input and 25 MSPS sampling rate.