| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,003 pcs
|
2003 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Features | |
| Input Type | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Power Dissipation | |
| Ratio | |
| Reference Type | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Voltage |
The AD9628BCPZ-125 is a 12-bit, 125 MSPS dual analog-to-digital converter (ADC) from Analog Devices. It employs a pipelined architecture and supports both differential and single-ended inputs. The device features a sampling rate of 125 MSPS per channel, with a typical SNR of 71.2 dBFS at 70 MHz input frequency and SFDR of 93 dBc. The analog input bandwidth is 650 MHz, suitable for IF sampling applications up to 200 MHz. Power dissipation is 101 mW per channel at 125 MSPS. The ADC includes an on-chip voltage reference and sample-and-hold circuit. Data interface is LVDS parallel. The device operates from a 1.8V analog supply and 1.7V to 1.9V digital supply. It is available in a 64-lead LFCSP-VQ (9x9 mm) package for surface mount. Operating temperature range is -40°C to 85°C. The AD9628BCPZ-125 is suitable for communications systems such as diversity radio, multimode digital receivers, and I/Q demodulation systems.
The supply voltage range is 1.7V to 1.9V, with a nominal analog supply of 1.8V.
It is available in a 64-VFQFN Exposed Pad, CSP package, specifically the 64-LFCSP-VQ (9x9) supplier device package.
-40°C to 85°C.
RoHS3 Compliant (unverified).
125 MSPS.
12 bits.
LVDS - Parallel.