| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
8,777 pcs
|
8777 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Frequency | |
| Input | |
| Main Purpose | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Voltage |
The AD9549ABCPZ is a dual input network clock generator/synchronizer from Analog Devices Inc., designed for synchronization in networking and telecommunications systems. It incorporates a PLL with a programmable digital loop filter offering bandwidth from <1 Hz to ~100 kHz. The device accepts two reference inputs with loss of reference indicators and supports automatic holdover and smooth phase transitions.
Key specifications include an input frequency range of 8 kHz to 750 MHz. Output options include differential HSTL clock up to 750 MHz and single-ended CMOS up to 150 MHz. The device operates from a 1.71V to 3.465V supply and is rated for an industrial temperature range of -40°C to 85°C.
The AD9549ABCPZ is housed in a surface-mount 64-VFQFN exposed pad package (64-LFCSP-VQ, 9x9 mm). It is suitable for network synchronization, SONET/SDH clock generation up to OC-192, Stratum 3/3E reference clocks, wireless base station controllers, and cable infrastructure applications.
The supply voltage range is 1.71V to 3.465V.
-40°C to 85°C.
64-VFQFN Exposed Pad, CSP (64-LFCSP-VQ 9x9).
Yes, it is listed as RoHS3 compliant.
750 MHz for HSTL output and 150 MHz for CMOS output.
CMOS, LVDS, and LVPECL.
Two reference inputs.