| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,247 pcs
|
2247 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Differential Output | |
| Divider | |
| Frequency | |
| Input | |
| Input Type | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Supplier Package | |
| Tape & Reel | |
| Type | |
| Voltage |
The AD9520-4 is a high performance clock generator and fanout distribution IC from Analog Devices. It integrates a phase-locked loop (PLL) with an on-chip VCO that tunes from 1.4 GHz to 1.8 GHz, providing twelve 1.6 GHz LVPECL outputs. Each LVPECL output can be configured as two CMOS outputs for frequencies up to 250 MHz, enabling up to 24 CMOS outputs.
The device accepts CMOS, LVDS, or LVPECL reference inputs up to 250 MHz, as well as a crystal reference from 16.62 MHz to 33.3 MHz. It features additive output jitter as low as 225 fs rms and channel-to-channel skew of less than 16 ps for grouped outputs. The input-to-output ratio is configurable as 2:12 or 2:24.
Housed in a 64-lead LFCSP package (9x9 mm) with an exposed pad for thermal management, the AD9520-4 operates from a 3.135 V to 3.465 V supply over a -40°C to +85°C temperature range. It is suitable for low jitter clock distribution in communications and data converter clocking applications.
The maximum LVPECL output frequency is 1.8 GHz, and the maximum CMOS output frequency is 250 MHz.
The additive output jitter is as low as 225 fs rms typical.
The supply voltage range is 3.135 V to 3.465 V.
It is available in a 64-lead LFCSP-VQ (9x9 mm) surface mount package.
The operating temperature range is -40°C to +85°C.
The RoHS status is listed as RoHS3 Compliant, but this is unverified.
It provides 12 LVPECL outputs, or up to 24 CMOS outputs when each LVPECL output is configured as two CMOS outputs.