| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
30 pcs
|
30 pcs | On Request | 1 | On Request | On Request | 12+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Input Type | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Ratio | |
| Reference Type | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Voltage |
The AD9461BSVZ is a 16-bit, monolithic sampling analog-to-digital converter (ADC) with an on-chip track-and-hold circuit, optimized for high performance IF sampling applications. It guarantees a 130 MSPS sampling rate and delivers excellent dynamic performance with 78.7 dBFS SNR and 90 dBc SFDR at a 10 MHz input (3.4 V p-p, 130 MSPS). The pipelined architecture provides outstanding linearity with typical DNL of ±0.6 LSB and INL of ±5.0 LSB.
The ADC accepts differential analog inputs with a full-scale range of 2.0 V p-p to 4.0 V p-p. It supports both external and internal voltage references. Digital outputs are available in LVDS (ANSI-644 compatible) or CMOS formats, with selectable offset binary or twos complement data format. An output clock is also provided.
The device operates from a 3.3 V and 5.0 V analog supply and a 3.0 V to 3.6 V digital supply. It is specified over the industrial temperature range of -40°C to +85°C. The AD9461BSVZ is housed in a 100-lead TQFP with exposed pad (100-TQFP-EP, 14x14 mm) for surface mount assembly.
The AD9461BSVZ is a 16-bit ADC with a guaranteed sampling rate of 130 MSPS.
At 10 MHz input and 130 MSPS, typical SNR is 78.7 dBFS and typical SFDR is 90 dBc.
The ADC requires 3.3 V and 5.0 V analog supplies and a 3.0 V to 3.6 V digital supply.
It is available in a 100-lead TQFP with exposed pad (100-TQFP-EP, 14x14 mm) for surface mount mounting.
The operating temperature range is -40°C to +85°C.
The part is listed as RoHS3 compliant, but this status is unverified and should be confirmed with the manufacturer.
The ADC supports LVDS (ANSI-644 compatible) and parallel CMOS outputs with selectable offset binary or twos complement data format.