| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
2,002 pcs
|
2002 pcs | On Request | 1 | On Request | On Request | 24+ | On Request | On Request | |
|
1,850 pcs
|
1850 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Configuration | |
| Data Interface | |
| Input Type | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Operating Temperature | |
| Ratio | |
| Reference Type | |
| Sampling Rate (Per Second) | |
| Supplier Device Package | |
| Voltage |
The AD9446BSVZ-100 is a 16-bit, monolithic sampling analog-to-digital converter (ADC) from Analog Devices, featuring a pipelined architecture and a guaranteed sampling rate of 100 MSPS. It provides excellent dynamic performance with an 83.6 dBFS signal-to-noise ratio (SNR) at 30 MHz input and 80 MSPS, and a spurious-free dynamic range (SFDR) of 89 dBc. The ADC supports differential input with a full-scale range of 2.0 V p-p to 4.0 V p-p, and offers both LVDS and CMOS output interfaces with selectable data formats (offset binary or twos complement).
The device operates from 3.3 V and 5 V supplies and includes an internal reference as well as support for an external reference. It is designed for use in instrumentation, medical imaging, radar receivers, and communications systems requiring high linearity and low noise. The AD9446BSVZ-100 is housed in a 100-lead TQFP with exposed pad (100-TQFP-EP) for surface mount assembly, and operates over the industrial temperature range of -40°C to +85°C.
The ADC requires a 3.3 V digital supply (3V to 3.6V), a 5 V analog supply, and a 3.3 V output driver supply.
It is housed in a 100-lead TQFP with exposed pad (100-TQFP-EP, 14x14 mm) for surface mount.
-40°C to +85°C.
Yes, it is RoHS3 compliant and lead-free (Pb-free) as per the datasheet.
100 MSPS.
16 bits.
It supports LVDS (ANSI-644 compatible) and CMOS outputs, with offset binary or twos complement data format.