| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
3,500 pcs
|
3500 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Architecture | |
| Data Interface | |
| Input Type | |
| Lead Spacing | |
| Lead Style | |
| Mounting Type | |
| Number of A | |
| Number of Bits | |
| Number of Inputs | |
| Number of Pins | |
| Operating Temperature | |
| Reference Type | |
| Sampling Rate (Per Second) | |
| Supplier Device Package |
The AD7854LAR is a 12-bit successive approximation register (SAR) analog-to-digital converter (ADC) from Analog Devices. It features a sampling rate of 100 kSPS and a parallel data interface. The device operates from a single 3V to 5.5V supply for both analog and digital sections, and includes an internal 2.5V reference as well as support for an external reference.
The ADC accepts a single pseudo-differential analog input and provides a 12-bit parallel output. It is designed for low power consumption, dissipating typically 5.4 mW at 3V in normal operation and 3.6 µW in power-down mode. The device includes a charge redistribution DAC and a track-and-hold circuit, and supports system and self-calibration.
The AD7854LAR is available in a 28-SOIC surface-mount package with gull-wing leads and 1.27 mm lead spacing. It operates over a temperature range of -40°C to +85°C, making it suitable for industrial applications. The device is intended for battery-powered systems, instrumentation, and control systems.
The AD7854LAR is a 12-bit analog-to-digital converter.
The AD7854LAR has a sampling rate of 100 kSPS.
The AD7854LAR operates with analog and digital supply voltages from 3V to 5.5V.
The AD7854LAR operates over a temperature range of -40°C to +85°C.
The AD7854LAR is available in a 28-SOIC (0.295", 7.50mm Width) surface-mount package.
The AD7854LAR uses a parallel data interface.
The AD7854LAR uses a successive approximation register (SAR) architecture.