SN74LVC1G171DRL-PDSP-N5
Texas Instruments
The Texas Instruments SN74LVC1G171DRL-PDSP-N5 is a buffer, driver, receiver, or transceiver IC. It is RoHS3 Compliant and has a Moisture Sensitivity Level of 1.
| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
50 pcs
|
50 pcs | On Request | 1 | On Request | On Request | 10+ | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Lead Spacing | |
| Lead Style | |
| SVHC Present |
The Actel A3P125VQG100 is part of the ProASIC3 family of flash FPGAs, offering a high-density, low-power, single-chip solution. This device provides up to 1 million system gates, 144 Kbits of true dual-port SRAM, and up to 300 user I/Os.
Key features include a 130nm, 7-layer metal CMOS process, 350 MHz system performance, and support for 1.5V systems. The FPGA utilizes reprogrammable flash technology for instant-on capability and retains programmed designs when powered off. It also supports In-System Programming (ISP) with 128-bit AES decryption via JTAG and FlashLock security.
The A3P125VQG100 is housed in a TQFP100 package, suitable for various embedded applications requiring high performance and flexibility. Its nonvolatile flash technology ensures secure operation and design retention.
| Qty | Low | High |
|---|---|---|
| 1+ | $22.15 | $22.15 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
Up to 300 user I/Os.
1.5V core voltage.
TQFP100 package.
350 MHz system performance.
Up to 144 Kbits of true dual-port SRAM.
130nm flash-based CMOS process.
Yes, it supports ISP using on-chip 128-bit AES decryption via JTAG (IEEE 1532-compliant).