| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
301 pcs
|
301 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Frequency | |
| Input | |
| Main Purpose | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Voltage |
The Renesas 9ZXL1251AKLFT is an application specific clock/timing integrated circuit designed for Intel QPI and PCI Express (PCIe) systems. It features an integrated PLL and provides a 1:12 fanout from a single HCSL input to twelve LP-HCSL outputs, supporting differential signaling on both input and output.
Key electrical specifications include a maximum frequency of 150 MHz, a supply voltage range of 3.135V to 3.465V, and an operating temperature range of -40°C to 85°C (TA). The device is housed in a 64-VFQFN Exposed Pad package (9x9 mm, 0.50 mm pitch) and is designed for surface mount assembly.
This component is suitable for clock distribution in high-speed digital systems requiring low-power HCSL signaling. The LP-HCSL output standard reduces power consumption compared to traditional HCSL while maintaining signal integrity for PCIe and QPI interfaces.
The maximum frequency is 150 MHz.
The supply voltage range is 3.135V to 3.465V.
The operating temperature range is -40°C to 85°C (TA).
It comes in a 64-VFQFN Exposed Pad package (64-VFQFPN 9x9 mm).
The device is listed as RoHS3 Compliant (unverified).
Input is HCSL; output is LP-HCSL.
The fanout ratio is 1:12 (one input to twelve outputs).