| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
221 pcs
|
221 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Circuit | |
| Current | |
| Delay Time | |
| Independent Circuits | |
| Latch-up Performance | |
| Logic Type | |
| Mounting Type | |
| Operating Temperature | |
| Output Type | |
| SVHC Present | |
| Supplier Device Package | |
| Voltage |
The 74HC573PW,118 is an 8-bit D-type transparent latch with 3-state outputs, manufactured by NXP Semiconductors. This device is designed for bus-oriented applications and features latch enable (LE) and output enable (OE) inputs.
Key electrical characteristics include a wide supply voltage range from 2.0 V to 6.0 V and low CMOS power dissipation. The latch operates with a typical propagation delay of 14ns. It supports both CMOS and TTL input levels depending on the specific variant (74HC573 vs 74HCT573).
The component is housed in a 20-TSSOP package, suitable for surface mounting. Its outputs are non-inverting and tri-state, allowing for easy interface with microprocessors and microcomputers. The device also includes clamp diodes on its inputs, enabling the use of current-limiting resistors for interfacing with voltages exceeding VCC.
Environmental specifications include an operating temperature range of -40°C to +125°C. Latch-up performance exceeds 100 mA per JESD 78 Class II Level B, and ESD protection is provided, exceeding 2000 V for HBM and 1000 V for CDM.
| Qty | Low | High |
|---|---|---|
| 1+ | $1.22 | $1.22 |
Estimated market price range - modelled values for guidance only, not live distributor offers.
2V to 6V.
20-TSSOP (0.173", 4.40mm Width).
-40°C to 125°C.
D-Type Transparent Latch.
Tri-State.
14ns.
Surface Mount.