| Distributor | Stock | Pricing | MOQ | PKG | Lead Time | Date Code | On Order Quantity | On Order Delivery | |
|---|---|---|---|---|---|---|---|---|---|
|
555 pcs
|
555 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request | |
|
555 pcs
|
555 pcs | On Request | 1 | On Request | On Request | On Request | On Request | On Request |
| Category | |
| Manufacturer Name | |
| Differential | |
| Divider | |
| Frequency | |
| Input | |
| Mounting Type | |
| Number of Circuits | |
| Operating Temperature | |
| Output | |
| PLL | |
| Ratio | |
| Supplier Device Package | |
| Type | |
| Voltage |
The 2308-1HPGG8 is a clock multiplier and zero delay buffer integrated circuit from Renesas. It provides a 1:8 fanout from a single LVTTL input to eight LVTTL outputs, with a maximum frequency of 133.3 MHz. The device includes a PLL with bypass capability, allowing it to function as either a multiplier or a buffer.
Operating from a supply voltage of 3V to 3.6V, the 2308-1HPGG8 is designed for surface-mount assembly in a 16-TSSOP package (4.40mm width). It is specified for commercial temperature range (0°C to 70°C). The device does not support differential inputs or outputs, and does not include a divider.
This IC is suitable for clock distribution and frequency multiplication in systems requiring low skew and zero delay. Typical applications include networking, computing, and telecommunications equipment where multiple clock signals are needed from a single reference.
3V to 3.6V.
16-TSSOP (0.173", 4.40mm Width).
0°C to 70°C.
RoHS3 Compliant (unverified).
Yes, with bypass capability.
LVTTL for both input and output.
133.3 MHz.